Abstract: Silicon Carbide (SiC)-based Bi-Directional Switches (BDS) have great potential in the construction of several power electronic circuits including multi-level converters, solid-state breakers, matrix converters, HERIC (high efficient and reliable inverter concept) photovoltaic grid-connected inverters and so on. In this paper, two issues with the application of SiC-based BDSs, namely, unwanted turn-on and parasitic oscillation, are deeply investigated. To eliminate unwanted turn-on, it is proposed to add a capacitor (C X ) paralleled at the signal input port of the driver IC (integrated circuit) and the capacitance range of C X is also analytically derived to guide the selection of C X . To mitigate parasitic oscillation, a combinational method, which combines a snubber capacitor (C J ) paralleled with the JFET (Junction Field Effect Transistor) and a ferrite ring connected in series with the power line, is proposed. It is verified that the use of C J mainly improves the turn-off transient and the use of a ferrite ring damps the current oscillation during the turn-on transient significantly. The effects of the proposed methods have been demonstrated by theoretical analysis and verified by experimental results.
Introduction
Wide Band-Gap (WBG) power devices, which provide a system-level performance benefit with high-voltage blocking capability, high-temperature operation and high-frequency switching performance, have been employed in various power electronic converter applications [1] [2] [3] [4] . The switching behavior of WBG devices, such as Silicon Carbide (SiC) and Gallium Nitride (GaN) FETs (Field Effect Transistors), has attracted considerable research attention. There are basically three issues concerning WBG device switching behavior currently being considered in research literature [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] .
The first issue is phase-leg shoot-through, which has been widely investigated [5] [6] [7] [8] [9] . The shoot-through is due to the unintentionally turn-on behavior of the inactive switch in a phase leg that ought to be in the off-state [5] . This issue poses serious reliability concerns since it results in a short circuit with unsustainably high current flowing through the power devices. This behavior has different nomenclature in different literature, such as crosstalk [5] , parasitic turn-on [6, 7] , cross-turn-on [8] and false turn-on [9] .
The second issue is the Unwanted Turn-On (UTO) of a WBG device during its turn-off transient [3, 4, 10] . This issue has got less attention compared with the shoot-through issue. UTO and parasitic oscillation. The theoretical analysis is validated by the experimental results shown in Sections 6 and 7 concluding this paper.
The Developed Configuration of the SiC JFET-Based BDS
Lower specific on-resistance and higher current density normally on SiC JFETs, without gateoxide problem, may be a better choice in many applications [17] . However, normally-on JFETs pose safety issues in many circuits during startup and/or abnormal gate driver conditions. One solution to this problem is to configure a normally on JFET into a normally off structure by connecting it with a low-voltage Si MOSFET in a cascode-light configuration [16, 18] .
The developed structure of the SiC JFET-based BDS based on the cascode-light configuration is shown in Figure 1 . The BDS consists of two anti-serial unidirectional switches, each of which is in a cascode-light configuration composed of a high voltage normally on SiC N-JFET and a low-voltage Si P-MOSFET [16] . The configuration utilizes a p-channel MOSFET instead of the n-channel MOSFET that is used in the conventional cascode solution. This practice enables the driver to be connected to the common source point and to refer all voltages to this potential. This solution makes it easier to monolithically integrate both SiC JFET and Si MOSFET driver stages on one chip [19, 20] . The clamping diodes (DC) and clamping resistors (RC) circuit branch in the cascode-light configuration shown in Figure 1 is considered as the JFET's gate clamping circuit. It clamps the JFET gate to the MOSFET drain potential. In the case when the auxiliary power supply of the gate driver fails, the clamping circuit ensures the normally off behavior of the switch. The drain-source voltage that is building up over the off-state low-voltage MOSFET is being mirrored to the high voltage JFET gatesource voltage via the clamping circuit. When the level reaches the high voltage JFET pinch-off voltage, the high voltage JFET turns off and blocks the external power supply. RC in the clamping circuit is used to limit the current flowing through DC. 
Analysis and Suppression of UTO
The switching characteristics of the developed SiC JFET-based BDS are investigated by means of a double-pulse test circuit. In order to analyze the switching transient, the transient circuit schematic diagram of the double-pulse test circuit, as shown in Figure 2 , is studied.
The low-voltage MOSFETs which are always kept in on-state during normal operation are presented as resistors RM X (X = F or R) in Figure 2 . The clamping diodes DC in Figure 1 are always in reverse-biased state in normal operation, thus they are replaced by their junction capacitors CD X (X = F or R) in Figure 2 . For the double-pulse test, the load current can be considered constant for the duration of a switching cycle. Hence, the load inductance can be equivalent to a constant current source IL with its parasitic resistance being excluded in this paper [13, 21] . In Figure 2 , LY X (X = F or R; Y = L, D, G, S, C or m) means parasitic inductors. CDS X , CGD X , and CGS X (X = F or R) stand for the interelectrode parasitic capacitors [19] . DB represents the load current freewheeling diode. Vin is a power supply in power circuit and VG X (X = F or R) represent power supplies in drive circuits. The developed structure of the SiC JFET-based BDS using two anti-serial cascode-light configurations.
The low-voltage MOSFETs which are always kept in on-state during normal operation are presented as resistors R M X (X = F or R) in Figure 2 . The clamping diodes D C in Figure 1 are always in reverse-biased state in normal operation, thus they are replaced by their junction capacitors C D X (X = F or R) in Figure 2 . For the double-pulse test, the load current can be considered constant for the duration of a switching cycle. Hence, the load inductance can be equivalent to a constant current source I L with its parasitic resistance being excluded in this paper [13, 21] . In Figure 2 , L Y X (X = F or R; Y = L, D, G, S, C or m) means parasitic inductors. C DS X , C GD X , and C GS X (X = F or R) stand for the inter-electrode parasitic capacitors [19] . D B represents the load current freewheeling diode. V in is a power supply in power circuit and V G X (X = F or R) represent power supplies in drive circuits. In this paper, the positive current direction in SiC JFETs is defined as from left to right, as shown in Figure 2 . The left switch serves as the forward switch (denoted as S F ), while the right switch servers as the reverse switch (denoted as S R ). The following transient analysis is based on the transient circuit in Figure 2 .
Root Cause Analysis of UTO
In order to probe into the root cause of UTO phenomenon, the more detailed schematic diagram of the driver is exhibited in Figure 3 , where VS represents the amplitude of the pulse voltage from a signal generator. RS stands for the output impedance of the signal generator. In the built double-pulse test circuit, a common signal generator is used to drive the forward switch (S F ) and the reverse switch (S R ) simultaneously. The driver X (X = F or R), which is represented as a transformer in Figure 3 , is an isolated driver IC (Integrated Circuit) 1EDI30J12CP for normally on SiC JFETs recommended by Infineon Technologies AG [20] .
Once JFETs' gate-source voltages VGS X (X = F or R) drop from 0 V to their threshold voltage Vth (around −13.5 V), turn-off transient begins and the forward switch and the reverse switch are expected to transit to their steady off-state rapidly. However, both the drain-drain voltage (VDD) and the drain current (iD) of the BDS do not mean to enter their steady state immediately. The definitions of VDD and iD are as shown in Figure 3 . Oscillations are aroused due to the inherent RLC resonant network in the power loop. Very high current and voltage slew rate are resulted during the transient. According to (1), high-voltage slew rate leads to that current flows through Miller capacitance. The gate-drain capacitance CDG F under high-voltage slew rate F DG / dv dt acts as a current source charging the gate node (G F ) according to (2) . In (2), the shunted current in the clamping circuit is neglected due to the minute capacitance of CD F . In this paper, the positive current direction in SiC JFETs is defined as from left to right, as shown in Figure 2 . The left switch serves as the forward switch (denoted as S F ), while the right switch servers as the reverse switch (denoted as S R ). The following transient analysis is based on the transient circuit in Figure 2 .
In order to probe into the root cause of UTO phenomenon, the more detailed schematic diagram of the driver is exhibited in Figure 3 , where V S represents the amplitude of the pulse voltage from a signal generator. R S stands for the output impedance of the signal generator. In the built double-pulse test circuit, a common signal generator is used to drive the forward switch (S F ) and the reverse switch (S R ) simultaneously. The driver X (X = F or R), which is represented as a transformer in Figure 3 , is an isolated driver IC (Integrated Circuit) 1EDI30J12CP for normally on SiC JFETs recommended by Infineon Technologies AG [20] . The voltage across the gate impedance (LG F -RG F ) under such an iG F represents a positive voltage source into the gate loop (A F ) according to (3) . This voltage source charges the gate-source interelectrode capacitor CGS F . The voltage across CGS F rises. When the voltage is high enough and the gatesource voltage vGS F exceeds the threshold voltage Vth, the JFET channel will be turned on. Then UTO occurs.
On the other hand, the correlation between the input and output of the driver IC is shown in Once JFETs' gate-source voltages V GS X (X = F or R) drop from 0 V to their threshold voltage V th (around −13.5 V), turn-off transient begins and the forward switch and the reverse switch are expected to transit to their steady off-state rapidly. However, both the drain-drain voltage (V DD ) and the drain (2) . In (2), the shunted current in the clamping circuit is neglected due to the minute capacitance of C D F .
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On the other hand, the correlation between the input and output of the driver IC is shown in Figure 4 . The driver IC internal integrated Schmitt-trigger sets the driver output to high (≈0 V) when the input voltage reaches V th-on (≈1.5 V) from a low voltage, and to low (≈−19 V) when the input voltage reaches V th-off (≈1.4 V) from a high voltage. The practical values of V th-on and V th-off obtained by experiments are 1.5 V and 1.4 V, respectively, which are much lower than the specification (minimum value of V th-on is 2.0 V; maximum value of V th-off is 1.0 V) presented in the datasheet. Furthermore, according to the datasheet of the driver IC [20] , the identifiable minimum pulse width is 40 ns determined by the internal input filter. Therefore, as long as the magnitude of the input pulse is higher than 1.5 V and the duration is longer than 40 ns, it is identified as valid drive pulses. In engineering practice, this situation might be easily triggered if the electromagnetic interference (EMI) is not well handled. 
On the other hand, the correlation between the input and output of the driver IC is shown in Figure 4 . The driver IC internal integrated Schmitt-trigger sets the driver output to high (≈0 V) when the input voltage reaches Vth-on (≈1.5 V) from a low voltage, and to low (≈−19 V) when the input voltage reaches Vth-off (≈1.4 V) from a high voltage. The practical values of Vth-on and Vth-off obtained by experiments are 1.5 V and 1.4 V, respectively, which are much lower than the specification (minimum value of Vth-on is 2.0 V; maximum value of Vth-off is 1.0 V) presented in the datasheet. Furthermore, according to the datasheet of the driver IC [20] , the identifiable minimum pulse width is 40 ns determined by the internal input filter. Therefore, as long as the magnitude of the input pulse is higher than 1.5 V and the duration is longer than 40 ns, it is identified as valid drive pulses. In engineering practice, this situation might be easily triggered if the electromagnetic interference (EMI) is not well handled. The electromagnetic transient in Loop-A F resonant network may interfere with the input signal in Loop-B F through stray capacitances of the internal isolating transformer. Moreover, when Vin (as defined in Figure 2 ) rises, the current, shunted into Loop-A F during turn-off transient, also increases and the EMI to Loop-B F becomes more serious. Once the oscillation amplitude of the input voltage in Loop-B F reaches Vth-on (≈1.5 V) and the duration is up to 40 ns [19, 20] , the driver IC identifies the input signal as an active trigger signal. Then active high output is set to turn on JFET. Thus UTO is triggered. When Vin is lower, the impact of EMI is smaller and the likelihood of UTO is less. When Vin The electromagnetic transient in Loop-A F resonant network may interfere with the input signal in Loop-B F through stray capacitances of the internal isolating transformer. Moreover, when V in (as defined in Figure 2 ) rises, the current, shunted into Loop-A F during turn-off transient, also increases and the EMI to Loop-B F becomes more serious. Once the oscillation amplitude of the input voltage in Loop-B F reaches V th-on (≈1.5 V) and the duration is up to 40 ns [19, 20] , the driver IC identifies the input signal as an active trigger signal. Then active high output is set to turn on JFET. Thus UTO is triggered. When V in is lower, the impact of EMI is smaller and the likelihood of UTO is less. When V in is increased to 150 V for the built SiC JFET-based BDS double-pulse test circuit, in which distributed stray parameters are not finely optimized, UTO phenomenon appears, as shown in Figure 5 . is increased to 150 V for the built SiC JFET-based BDS double-pulse test circuit, in which distributed stray parameters are not finely optimized, UTO phenomenon appears, as shown in Figure 5 . The oscillation caused by UTO is much more serious than normal parasitic oscillation. The voltage overshoot is more than 150%, which may challenge the system safety and prevent increasing Vin.
The two unidirectional switches in the BDS are in duality. Hence, the analysis of the forward switch S F (the red part in Figure 3 ) in the positive current direction (from left to right) can be mapped to the reverse switch S R (the purple part in Figure 3 ) in the negative current direction (from right to left). Therefore, UTO analysis of reverse switch is omitted here.
UTO Suppression
From the above analysis, it can be concluded that UTO is more easily triggered by the oscillation in Loop-B F than Loop-A F owing to the lower input voltage threshold Vth-on of the driver IC. Based on this observation, a UTO suppression method is proposed by adding a filter capacitor (its capacitance is denoted by CX) close to the input pin of the driver IC, as shown in Figure 6 . This filter capacitor might not be indispensable in some driver ICs while the practice proves that it is essential for the used driver IC 1EDI30J12CP.
In operation, high-frequency oscillation current components from the power loop (right side in Figure 6 ) is bypassed by CX. Consequently, the voltage across RS caused by high-frequency oscillation current components will be restrained and its impact on the input signal voltage of the drive IC will be restrained. According to (4) , the bigger the capacitance CX, the smaller the shunt branch impedance and the better the filtering effect. However, the introduced delay time increases with the increase of CX and it may reduce the advantages of SiC devices in high-frequency applications. Hence, the value of CX should be properly considered. Figure 6 . CX paralleled at the signal input port of the driver IC. The oscillation caused by UTO is much more serious than normal parasitic oscillation. The voltage overshoot is more than 150%, which may challenge the system safety and prevent increasing V in .
From the above analysis, it can be concluded that UTO is more easily triggered by the oscillation in Loop-B F than Loop-A F owing to the lower input voltage threshold V th-on of the driver IC. Based on this observation, a UTO suppression method is proposed by adding a filter capacitor (its capacitance is denoted by C X ) close to the input pin of the driver IC, as shown in Figure 6 . This filter capacitor might not be indispensable in some driver ICs while the practice proves that it is essential for the used driver IC 1EDI30J12CP.
In operation, high-frequency oscillation current components from the power loop (right side in Figure 6 ) is bypassed by C X . Consequently, the voltage across R S caused by high-frequency oscillation current components will be restrained and its impact on the input signal voltage of the drive IC will be restrained. According to (4), the bigger the capacitance C X , the smaller the shunt branch impedance and the better the filtering effect. However, the introduced delay time increases with the increase of C X and it may reduce the advantages of SiC devices in high-frequency applications. Hence, the value of C X should be properly considered.
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where iS is as defined in Figure 6 , vCX denotes the voltage drop across CX. Then, (7) and (8) (1 )
Thus, the turn-on delay td-on-CX and turn-off delay td-off-CX, caused by paralleling CX, can be calculated according to (9) and (10).
where Vth-on and Vth-off are the turn-on threshold voltage and the turn-off threshold voltage of the drive IC, respectively, as shown in Figure 4 . Due to the delays introduced in the signal transmission, both the time position and the width of the drive pulses are changed. Generally, the maximum acceptable delay, which impacts the switching frequency and the pulse-width accuracy, decreases with the increasing requirement of the switching speed of power devices. Here, the maximum acceptable duty cycles of the delays are discussed instead of the absolute delay values. Hence, several duty cycles are defined in (11) , where ∂d-on, ∂d-off and ∂width-change are the duty cycles of the total turn-on delay, total turn-off delay and total variation of the pulse width, respectively; correspondingly, ∂d-on-max, ∂d-off-max and ∂width-change-max are the maximum acceptable duty cycles of the total turn-on delay, total turn-off delay and total variation of the pulse width, respectively; TS is the period of the PWM (Pulse-Width Modulation) control signal; td-on and td-off (defined in Figure 7 ) are the inherent turn-on and turn-off delay introduced by the signal generator and stray capacitors; td-on-CX and td-off-CX are the turn-on and turn-off delay purely introduced Next, the delay introduced by paralleling C X is investigated. Without consideration the driver IC in Figure 6 , (5) and (6) can be established.
where i S is as defined in Figure 6 , v CX denotes the voltage drop across C X . Then, (7) and (8) can be derived for the turn-on transient and the turn-off transient, respectively.
Thus, the turn-on delay t d-on-CX and turn-off delay t d-off-CX , caused by paralleling C X , can be calculated according to (9) and (10) .
where V th-on and V th-off are the turn-on threshold voltage and the turn-off threshold voltage of the drive IC, respectively, as shown in Figure 4 . Due to the delays introduced in the signal transmission, both the time position and the width of the drive pulses are changed. Generally, the maximum acceptable delay, which impacts the switching frequency and the pulse-width accuracy, decreases with the increasing requirement of the switching speed of power devices. Here, the maximum acceptable duty cycles of the delays are discussed instead of the absolute delay values. Hence, several duty cycles are defined in (11) , where ∂ d-on , ∂ d-off and ∂ width-change are the duty cycles of the total turn-on delay, total turn-off delay and total variation of the pulse width, respectively; correspondingly, ∂ d-on-max , ∂ d-off-max and ∂ width-change-max are the maximum acceptable duty cycles of the total turn-on delay, total turn-off delay and total variation of the pulse width, respectively; T S is the period of the PWM (Pulse-Width Modulation) control signal; t d-on and t d-off (defined in Figure 7 ) are the inherent turn-on and turn-off delay introduced by the signal generator and stray capacitors; t d-on-CX and t d-off-CX are the turn-on and turn-off delay purely introduced by adding C X ; t d-on-driver and t d-off-driver are the turn-on and turn-off delays introduced by undesired factors of the drive IC [19] ; t d-on-JFET and t d-off-JFET are the turn-on and turn-off delays introduced by undesired factors of SiC JFET devices; f S is the switching frequency.
Equation (12) can be derived by combining (9)- (11), in which min{} stands for minimum value calculation function. According to (12) , the range of C X value can be calculated analytically in terms of the allowable introduced delay. Equation (12) can be used as a guideline for selecting the value of C X .
where
when ∂ width−change ≥ 0
when ∂ width−change < 0
Parasitic Oscillation Suppression
High-speed switching of power devices in circuits is often accompanied by boring oscillations caused by the parasitic inductances and capacitances of the switching circuit. These boring oscillations are called parasitic oscillations. Parasitic oscillations are undesirable because they interfere with the stable operation of power electronic circuits. Also, they consume energy that decreases the system efficiency and output capacity. Furthermore, such oscillations often generate excessive voltages which might cause voltage breakdown in high-voltage applications.
In this section, two methods for suppressing parasitic oscillations in SiC JFET-based BDS are explored. One method is to add a snubber capacitor connected in parallel with JFETs in the BDS. The other method is to add a ferrite ring connected in series with the power line. The theoretical analysis of the two methods is presented in the following sections.
Effect of Adding a Snubber Capacitor on Parasitic Oscillation during Turn-Off Transient
The effect of a snubber capacitor in parallel with the JFET is analyzed in this section. Experimental results show that a snubber capacitor is more effective on the turn-off transient than on the turn-on transient. Therefore, only the turn-off transient experimental waveforms are presented in this section and the turn-on transient experimental waveforms will be given in Section 6. The typical turn-off transient waveforms without using any parasitic oscillation suppression measures are shown in Figure 8 . One variation period of the parasitic oscillation can be roughly divided into two stages. The transient circuit schematic diagram is shown in Figure 9 after paralleling snubber capacitors C J X (X = R or S). In the interval t 0~t1 , applying KCL (Kirchhoff's Current Law) to the node D F in Figure 9 , there is
In the interval t0~t1, the drain-drain voltage VDD of the BDS is rising and the current iD is in the positive direction; the forward switch blocks the external positive voltage. VDS F is the voltages across the JFET in forward switch and VSD R is the voltages across the JFET in reverse switch. CDS F charges when the current iD is in the positive direction during the interval t0~t1, and VDS F rises. VSD R is close to 0 V because the JFET's body diode of reverse switch is forward-biased. At the instant t1, CDS F charges to its peak value and is about to discharge; iD is around 0 A.
The transient circuit schematic diagram is shown in Figure 9 after paralleling snubber capacitors CJ X (X = R or S). In the interval t0~t1, applying KCL (Kirchhoff's Current Law) to the node D F in Figure  9 , there is this
The transient circuit schematic diagram is shown in Figure 9 after paralleling snubber capacitors CJ X (X = R or S). In the interval t0~t1, applying KCL (Kirchhoff's Current Law) to the node D F in Figure  9 , there is According to (13) , i DS F is subtracted by a positive value after paralleling C J F . It means that the charging current of C DS F can be decreased and the peak value of V DS F can be decreased by paralleling C J F when other conditions remain unchanged. Moreover, V DD can be expressed as
where V stray stands for the stray voltage drop on the stay impedance between the node D F and the node D R in Figure 9 .
V stray is very small compared with V in according to experimental measurements. Besides, with a specified i D , V stray can be considered constant in the interval t 0~t1 . Furthermore, V SD R is kept close to zero during t 0~t1 interval. Therefore, V DD can be decreased when V DS F is reduced according to (14) .
Consequently, by paralleling C J F , the peak of V DD can be reduced to some extent compared with the situation without paralleling C J F . Since low-voltage MOSFETs in the BDS are kept on-state during normal operation, snubber capacitors are paralleled with JFETs, not with the whole switch, in order to limit parasitic inductances in the snubber loop.
Stage II: BDS Drain-Drain Voltage Falling
In the interval t 1~t2 , C DS F discharges, i D turns negative and C DS R charges. Consequently, V DS F decreases from its peak and V SD R will decrease below zero. At the end of this interval, i D is about to turn positive and C DS R stops charging.
During the interval t 1~t2 , V DD is dropping and i D is negative; C DS F and C J F are discharged.
Equation (13) is still valid under this circumstance. Therefore, by adding C J F , the current i DS F , that discharges C DS F , can be decreased. Consequently, the voltage drop amplitude can be restrained.
In this way, the oscillation amplitude of V DS F gradually decays.
At instant t 2 , C DS F is about to charge again and another cycle begins. It can be concluded that by paralleling C J F , the peak-to-peak value of V DD can be effectively damped. The voltage oscillation during turn-off transient can be effectively suppressed. Though adding a snubber capacitor is beneficial for the suppression of oscillation, it may reduce the system efficiency if it is not properly designed. In our test circuit, a snubber capacitor of 1.0 nF is used. At worst, the extra turn-on loss introduced by adding this snubber capacitor is 0.44 µJ, which is insignificant.
Effect of Adding a Ferrite Ring on Parasitic Oscillation during Turn-On Transient
Experimental results show that a ferrite ring connected in series with the power line is more effective on improving the turn-on transient behavior than the turn-off transient behavior. Though larger voltage overshoot will be caused during turn-off transient by adding a ferrite ring, this secondary phenomenon of ferrite ring will be neutralized by snubber capacitances C J X (X = F or R) which is verified by the experimental results in the Section 6. Therefore, the effect of a ferrite ring on the turn-on transient is only analyzed in this section. The transient circuit schematic diagram after adding a ferrite ring is shown in Figure 10 . Before adding the ferrite ring, (15) and (16) are valid.
where V ZL denotes the voltage drop caused by the total parasitic impedance 
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Equation (17) can be easily derived by combining (15) and (16)
The equivalent circuit of a ferrite ring can be considered as a series connection of frequencydependent resistance and inductance [14] . Thus, the equivalent effect of inserting a ferrite ring can be regarded as the increase of ZL, and at the same time the damping resistance. According to (15) - (17), the increased parasitic impedance ZL and the added damping resistance are beneficial to limit the slew rate and the peak value of the current. Hence, the current oscillation during turn-on transient can be effectively damped by adding a ferrite ring.
The condition (18) should be met when selecting a ferrite ring for effective suppression of parasitic oscillation [14] .
where R and XL stand for the resistance and reactance of the ferrite ring at the oscillation frequency fosc, respectively. A ferrite ring with parameters satisfying (18) gives sufficient damping. If (18) is not met, the suppression effect of the ferrite ring may not be significant.
The ferrite ring used in the experiment is measured by impedance analyzer WK6500B. The impedance frequency characteristic of the employed ferrite ring is shown in Figure 11 . According to Figure 11 , the effective dampening frequency range is from 0.65 MHz to 8.81 MHz, in which the condition R > XL is met. Since the impedance of the ferrite ring is very low at low frequency, the resulted power loss is insignificant at low frequency as shown in Figure 11 . Furthermore, the addition of a ferrite ring can effectively suppress parasitic oscillation and decrease oscillation loss. Thus, as long as the condition (18) is met, the total losses will be reduced after applying ferrite ring [14] . The equivalent circuit of a ferrite ring can be considered as a series connection of frequency-dependent resistance and inductance [14] . Thus, the equivalent effect of inserting a ferrite ring can be regarded as the increase of Z L , and at the same time the damping resistance. According to (15) - (17), the increased parasitic impedance Z L and the added damping resistance are beneficial to limit the slew rate and the peak value of the current. Hence, the current oscillation during turn-on transient can be effectively damped by adding a ferrite ring.
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The equivalent circuit of a ferrite ring can be considered as a series connection of frequencydependent resistance and inductance [14] . Thus, the equivalent effect of inserting a ferrite ring can be regarded as the increase of ZL, and at the same time the damping resistance. According to (15)- (17), the increased parasitic impedance ZL and the added damping resistance are beneficial to limit the slew rate and the peak value of the current. Hence, the current oscillation during turn-on transient can be effectively damped by adding a ferrite ring.
The ferrite ring used in the experiment is measured by impedance analyzer WK6500B. The impedance frequency characteristic of the employed ferrite ring is shown in Figure 11 . According to Figure 11 , the effective dampening frequency range is from 0.65 MHz to 8.81 MHz, in which the condition R > XL is met. Since the impedance of the ferrite ring is very low at low frequency, the resulted power loss is insignificant at low frequency as shown in Figure 11 . Furthermore, the addition of a ferrite ring can effectively suppress parasitic oscillation and decrease oscillation loss. Thus, as long as the condition (18) is met, the total losses will be reduced after applying ferrite ring [14] . Figure 11 . Impedance frequency characteristic of the ferrite ring used for parasitic oscillations dampening. Figure 11 . Impedance frequency characteristic of the ferrite ring used for parasitic oscillations dampening.
Combined Effects of the Snubber Capacitor and the Ferrite Ring
According to the above analysis, a snubber capacitor and a ferrite ring can damp parasitic oscillations during turn-on transient and turn-off transient respectively. Hence, combining the two methods is expected to be more effective. The effects will be demonstrated by experiments in the Section 6.
Relationship between UTO and Parasitic Oscillation
Once UTO occurs, parasitic oscillation will be aggravated. When UTO occurs periodically in a constant cycle, undamped oscillation or even divergent oscillation may occur [3, 4] . A limited number of UTO means that damped oscillations will be the result.
On the other hand, serious parasitic oscillation is accompanied by high dv/dt and di/dt, which increase the likelihood of UTO. The lower amplitude of parasitic oscillation is beneficial to the elimination of UTO. Therefore, the amplitude of parasitic oscillation should be restrained.
In summary, the capacitor C X paralleled at the driver signal input port mainly mitigates UTO, while the voltage oscillation during turn-off transient and the current oscillation during turn-on transient can be damped by combining C J and the ferrite ring. Paralleling C X has little impact on parasitic oscillation of the power loop. Switching performance will be greatly improved by combining the three methods.
Experimental Result and Discussion
To validate the correctness of the theoretical analysis and effectiveness of the proposed methods, an experimental test setup has been established to carry out the double-pulse test. The schematic diagram of the setup is depicted in Figure 2 . The actual experimental setup is shown in Figure 12 . 
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In summary, the capacitor CX paralleled at the driver signal input port mainly mitigates UTO, while the voltage oscillation during turn-off transient and the current oscillation during turn-on transient can be damped by combining CJ and the ferrite ring. Paralleling CX has little impact on parasitic oscillation of the power loop. Switching performance will be greatly improved by combining the three methods.
Experimental Result and Discussion
To validate the correctness of the theoretical analysis and effectiveness of the proposed methods, an experimental test setup has been established to carry out the double-pulse test. The schematic diagram of the setup is depicted in Figure 2 . The actual experimental setup is shown in Figure 12 . One of three BDSs in a 3 × 1 SiC JFET-based matrix converter is tested. Two phases of the stator windings of a permanent magnet synchronous machine (PMSM) are used as the load with a total inductance of 11.2 mH. Such arrangement is to simulate the real application system. SiC Schottky diode IDH16G120C5 [22] is used as the freewheeling diode DB. Two high-power DC (Direct Current) programmable power supplies (GEN 300-50 from TDK Lambda AMERICAS, National City, CA, USA) connected in series are used as the DC power source. The experimental data are acquired by an oscilloscope DPO4104B (Beaverton, OR, USA), differential voltage probes TA043 (Cambridge, UK), a current probe TCP312A (Beaverton, OR, USA) and plotted by Matlab (2016a, Natick, MA, USA).
Mitigation of UTO
The two-pulse drive signal is generated by a signal generator DG1022. VS is 5 V and RS is 50 Ω according to the datasheet [23] . fS is assumed to be 50 kHz. The duty cycles of the delay time and the pulse width variation should be as small as possible. Generally, no larger than 1% is acceptable in Figure 12 . Photo of the built SiC JFET-based double-pulse test setup.
One of three BDSs in a 3 × 1 SiC JFET-based matrix converter is tested. Two phases of the stator windings of a permanent magnet synchronous machine (PMSM) are used as the load with a total inductance of 11.2 mH. Such arrangement is to simulate the real application system. SiC Schottky diode IDH16G120C5 [22] is used as the freewheeling diode D B . Two high-power DC (Direct Current) programmable power supplies (GEN 300-50 from TDK Lambda AMERICAS, National City, CA, USA) connected in series are used as the DC power source. The experimental data are acquired by an oscilloscope DPO4104B (Beaverton, OR, USA), differential voltage probes TA043 (Cambridge, UK), a current probe TCP312A (Beaverton, OR, USA) and plotted by Matlab (2016a, Natick, MA, USA).
The two-pulse drive signal is generated by a signal generator DG1022. V S is 5 V and R S is 50 Ω according to the datasheet [23] . f S is assumed to be 50 kHz. The duty cycles of the delay time and the pulse width variation should be as small as possible. Generally, no larger than 1% is acceptable in practical applications [24, 25] . Therefore, ∂ d-on-max , ∂ d-off-max and ∂ width-change-max is set to 0.01 in the test. The other parameter values of the test circuit which are obtained from experimental results are given in Table 1 . Putting parameters in Table 1 to (12), there is
In light of (9) and (10), the smaller C X is, the smaller the delay is. Figure 13 shows the comparison of t d-on-CX and t d-off-CX between the experimental results and the theoretical results calculated by (9) and (10) with the variation of C X . The calculated time matches well with the experimental results over a wide range of C X . The difference is within 9 ns, which is minute. practical applications [24, 25] . Therefore, ∂d-on-max, ∂d-off-max and ∂width-change-max is set to 0.01 in the test. The other parameter values of the test circuit which are obtained from experimental results are given in Table 1 . Putting parameters in Table 1 to (12), there is
In light of (9) and (10), the smaller CX is, the smaller the delay is. Figure 13 shows the comparison of td-on-CX and td-off-CX between the experimental results and the theoretical results calculated by (9) and (10) with the variation of CX. The calculated time matches well with the experimental results over a wide range of CX. The difference is within 9 ns, which is minute. From the point of view of the introduced signal delay, a capacitor of 0.22 nF is the best among the four capacitances, as shown in Figure 13 . Then, a low-ESL (Equivalent Series Inductance) Multilayer Ceramic Capacitor (MLCC) of 0.22 nF is first tested. Experiments show that UTO occurs when Vin increases to around 227 V and IL is around 4.5 A, as indicated in Figure 14 . UTO aggravates the oscillation. The peak of the voltage reaches 487 V and the peak of the load current runs up to 8.1 A in Figure 14 . Periodic UTO and undamped or divergent oscillations may emerge if Vin exceeds 227 V under this set of experimental parameters. Nevertheless, by comparing Figure 14 with Figure 5 , it is obvious that UTO phenomenon in BDS is significantly alleviated through utilization of CX of 0.22 nF. From the point of view of the introduced signal delay, a capacitor of 0.22 nF is the best among the four capacitances, as shown in Figure 13 . Then, a low-ESL (Equivalent Series Inductance) Multilayer Ceramic Capacitor (MLCC) of 0.22 nF is first tested. Experiments show that UTO occurs when V in increases to around 227 V and I L is around 4.5 A, as indicated in Figure 14 . UTO aggravates the oscillation. The peak of the voltage reaches 487 V and the peak of the load current runs up to 8.1 A in Figure 14 . Periodic UTO and undamped or divergent oscillations may emerge if V in exceeds 227 V under this set of experimental parameters. Nevertheless, by comparing Figure 14 with Figure 5 , it is obvious that UTO phenomenon in BDS is significantly alleviated through utilization of C X of 0.22 nF. Taking into account the introduced delay and UTO suppression effect simultaneously, the effect of a low-ESL MLCC of 0.68 nF is tested. According to the experimental results, Vin can be increased to 550 V for the established SiC JFET-based BDS without triggering UTO, with CX being 0.68 nF. 550 V is the maximum output voltage of the DC power supply used in the built experimental setup. It is thus clear that UTO suppression effect is significant with paralleling CX. Figure 15 shows the experimental results under the condition of Vin = 300 V, IL = 6.1 A with CX = 0.68 nF. It can be seen that a voltage overshoot of 197 V is observed, which may be too large in some practical applications. One of the main reasons for the large voltage overshoot is the bigger conductor inductance in the power loop of the experimental setup, which is measured as 780 nH by the impedance analyzer WK6500B. The large conductor inductance of the power line is due to the relative long distance between the DC source and power devices, which is the case in some practical applications. The purpose of the designed experiments is to simulate the applications where the conductor has to be long. Therefore, the experiments are conducted with a 780 nH conductor inductance. A CX of 0.68 nF is used in the following experiments. Figure 16 shows the impacts of CJ on the turn-off transient under the condition of Vin = 103 V, IL = 2.0 A, CX = 0.68 nF, CJ = 1.0 nF. In this experiment, no ferrite ring is used. Figure 16a presents the waveforms without CJ, while Figure 16b shows the waveforms with CJ. By comparing Figure 16a and Figure 16b , it can be seen that, by paralleling CJ with the JFET, the peak value of VDD is reduced by 23 V and the overshoot of VDD is reduced from 45% to 23%. The settling time of the voltage oscillation is increased a bit from 1.7 μs to 1.8 μs, which is insignificant. The loss of turn-off transient, which is calculated by experimental waveforms, is reduced from 9.2 μJ to 8.4 μJ. The resonating frequency fosc Taking into account the introduced delay and UTO suppression effect simultaneously, the effect of a low-ESL MLCC of 0.68 nF is tested. According to the experimental results, V in can be increased to 550 V for the established SiC JFET-based BDS without triggering UTO, with C X being 0.68 nF. 550 V is the maximum output voltage of the DC power supply used in the built experimental setup. It is thus clear that UTO suppression effect is significant with paralleling C X . Figure 15 shows the experimental results under the condition of V in = 300 V, I L = 6.1 A with C X = 0.68 nF. It can be seen that a voltage overshoot of 197 V is observed, which may be too large in some practical applications. One of the main reasons for the large voltage overshoot is the bigger conductor inductance in the power loop of the experimental setup, which is measured as 780 nH by the impedance analyzer WK6500B. The large conductor inductance of the power line is due to the relative long distance between the DC source and power devices, which is the case in some practical applications. The purpose of the designed experiments is to simulate the applications where the conductor has to be long. Therefore, the experiments are conducted with a 780 nH conductor inductance. A C X of 0.68 nF is used in the following experiments. Taking into account the introduced delay and UTO suppression effect simultaneously, the effect of a low-ESL MLCC of 0.68 nF is tested. According to the experimental results, Vin can be increased to 550 V for the established SiC JFET-based BDS without triggering UTO, with CX being 0.68 nF. 550 V is the maximum output voltage of the DC power supply used in the built experimental setup. It is thus clear that UTO suppression effect is significant with paralleling CX. Figure 15 shows the experimental results under the condition of Vin = 300 V, IL = 6.1 A with CX = 0.68 nF. It can be seen that a voltage overshoot of 197 V is observed, which may be too large in some practical applications. One of the main reasons for the large voltage overshoot is the bigger conductor inductance in the power loop of the experimental setup, which is measured as 780 nH by the impedance analyzer WK6500B. The large conductor inductance of the power line is due to the relative long distance between the DC source and power devices, which is the case in some practical applications. The purpose of the designed experiments is to simulate the applications where the conductor has to be long. Therefore, the experiments are conducted with a 780 nH conductor inductance. A CX of 0.68 nF is used in the following experiments. Figure 16 shows the impacts of CJ on the turn-off transient under the condition of Vin = 103 V, IL = 2.0 A, CX = 0.68 nF, CJ = 1.0 nF. In this experiment, no ferrite ring is used. Figure 16a presents the waveforms without CJ, while Figure 16b shows the waveforms with CJ. By comparing Figure 16a and Figure 16b , it can be seen that, by paralleling CJ with the JFET, the peak value of VDD is reduced by 23 V and the overshoot of VDD is reduced from 45% to 23%. The settling time of the voltage oscillation is increased a bit from 1.7 μs to 1.8 μs, which is insignificant. The loss of turn-off transient, which is calculated by experimental waveforms, is reduced from 9.2 μJ to 8.4 μJ. The resonating frequency fosc 6.2. Impact of the Snubber Capacitor on the Turn-off Behavior Figure 16 shows the impacts of C J on the turn-off transient under the condition of V in = 103 V, I L = 2.0 A, C X = 0.68 nF, C J = 1.0 nF. In this experiment, no ferrite ring is used. Figure 16a presents the waveforms without C J , while Figure 16b shows the waveforms with C J . By comparing Figures 16a  and 16b , it can be seen that, by paralleling C J with the JFET, the peak value of V DD is reduced by 23 V and the overshoot of V DD is reduced from 45% to 23%. The settling time of the voltage oscillation is increased a bit from 1.7 µs to 1.8 µs, which is insignificant. The loss of turn-off transient, which is calculated by experimental waveforms, is reduced from 9.2 µJ to 8.4 µJ. The resonating frequency f osc is decreased from 5.1 MHz to 4.0 MHz. Therefore, it can be concluded that the suppression effect of C J on the turn-off parasitic oscillation is verified. Figure 17 shows the impacts of the ferrite ring during turn-on transient under the condition of Vin = 103 V, IL = 2.0 A. In this experiment, CJ is not paralleled. Figure 17a presents the waveforms without the ferrite ring, while Figure 17b shows the waveforms with the ferrite ring.
Impact of the Snubber Capacitor on the Turn-off Behavior

Impact of the Ferrite Ring on the Turn-On Behavior
By comparing Figure 17a ,b, it can be seen that the turn-on switching performance is significantly improved in the following aspects. The overshoot of iD is greatly reduced from 80% to 30%; the settling time of the current oscillation is reduced from 1.8 μs to 1.0 μs; the loss of turn-on transient calculated by experimental waveforms is reduced from 6.5 μJ to 4.1 μJ. The oscillation cycles are significantly reduced. From the experiments, it can be summarized that the ferrite ring has excellent capability to absorb high-frequency noise and make the voltage and current waveforms cleaner. Furthermore, it is significantly smaller than the volume and weight of conventional EMI filters [14] . The specifications of the used ferrite ring are 19 mm in length, 50 mm in diameter and 125.3 g in weight. Thus, it can be concluded that the ferrite ring is a high cost-effective alternative in optimizing the SiC device turnon waveform without causing much increase in loss, volume and weight. is decreased from 5.1 MHz to 4.0 MHz. Therefore, it can be concluded that the suppression effect of CJ on the turn-off parasitic oscillation is verified. Figure 17 shows the impacts of the ferrite ring during turn-on transient under the condition of Vin = 103 V, IL = 2.0 A. In this experiment, CJ is not paralleled. Figure 17a presents the waveforms without the ferrite ring, while Figure 17b shows the waveforms with the ferrite ring.
Combined Effects of the Snubber Capacitor and the Ferrite Ring
Impact of the Ferrite Ring on the Turn-On Behavior
By comparing Figure 17a ,b, it can be seen that the turn-on switching performance is significantly improved in the following aspects. The overshoot of iD is greatly reduced from 80% to 30%; the settling time of the current oscillation is reduced from 1.8 μs to 1.0 μs; the loss of turn-on transient calculated by experimental waveforms is reduced from 6.5 μJ to 4.1 μJ. The oscillation cycles are significantly reduced. From the experiments, it can be summarized that the ferrite ring has excellent capability to absorb high-frequency noise and make the voltage and current waveforms cleaner. Furthermore, it is significantly smaller than the volume and weight of conventional EMI filters [14] . The specifications of the used ferrite ring are 19 mm in length, 50 mm in diameter and 125.3 g in weight. Thus, it can be concluded that the ferrite ring is a high cost-effective alternative in optimizing the SiC device turnon waveform without causing much increase in loss, volume and weight. By comparing Figure 17a ,b, it can be seen that the turn-on switching performance is significantly improved in the following aspects. The overshoot of i D is greatly reduced from 80% to 30%; the settling time of the current oscillation is reduced from 1.8 µs to 1.0 µs; the loss of turn-on transient calculated by experimental waveforms is reduced from 6.5 µJ to 4.1 µJ. The oscillation cycles are significantly reduced.
Combined Effects of the Snubber Capacitor and the Ferrite Ring
From the experiments, it can be summarized that the ferrite ring has excellent capability to absorb high-frequency noise and make the voltage and current waveforms cleaner. Furthermore, it is significantly smaller than the volume and weight of conventional EMI filters [14] . The specifications of the used ferrite ring are 19 mm in length, 50 mm in diameter and 125.3 g in weight. Thus, it can be concluded that the ferrite ring is a high cost-effective alternative in optimizing the SiC device turn-on waveform without causing much increase in loss, volume and weight.
Figures 16 and 17 verify that a snubber capacitor and a ferrite ring can damp parasitic oscillation during turn-on transient and turn-off transient respectively. In the following experiments, C X of 0.68 nF is still used. Figure 18 shows the switching transient waveforms without using C J or the ferrite ring. And Figure 19 shows the switching transient waveforms with C J of 1.0 nF and the ferrite ring. It can be seen that, after adding C J and the ferrite ring, the overshoot of i D is reduced from 72% to 26%; the settling time of the current oscillating is reduced from 2.3 µs to 1.1 µs; the overshoot of V DD is reduced from 64% to 29%; the resonating frequency f osc during turn-off transient is reduced from 6.8 MHz to 4.4 MHz. The ferrite ring is measured to be 26 Ω and 0.34 µH at the frequency of 4.4 MHz according to Figure 11 . These parameters meet the condition R > X L .
The loss of turn-on transient is reduced from 40.1 µJ to 18.5 µJ and the loss of turn-off transient is increased from 42.3 µJ to 48.6 µJ due to the prolonged settling time caused by the ferrite ring and the settling time of the voltage oscillating is increased from 1.1 µs to 1.8 µs. However, these defects could be somewhat neutralized when considering the total damping effects. The total switching loss is reduced from 82.4 µJ to 67.1 µJ with utilization of the snubber capacitor and the ferrite ring under the condition of V in = 303 V, I L = 6.1 A, C X = 0.68 nF.
The relative experimental data are presented in Table 2 . By comparing experimental data before and after taking relative measures, it can be said that the effectiveness of the proposed methods is experimentally verified. Figure 18 shows the switching transient waveforms without using CJ or the ferrite ring. And Figure 19 shows the switching transient waveforms with CJ of 1.0 nF and the ferrite ring. It can be seen that, after adding CJ and the ferrite ring, the overshoot of iD is reduced from 72% to 26%; the settling time of the current oscillating is reduced from 2.3 μs to 1.1 μs; the overshoot of VDD is reduced from 64% to 29%; the resonating frequency fosc during turn-off transient is reduced from 6.8 MHz to 4.4 MHz. The ferrite ring is measured to be 26 Ω and 0.34 μH at the frequency of 4.4 MHz according to Figure 11 . These parameters meet the condition R > XL.
The loss of turn-on transient is reduced from 40.1 μJ to 18.5 μJ and the loss of turn-off transient is increased from 42.3 μJ to 48.6 μJ due to the prolonged settling time caused by the ferrite ring and the settling time of the voltage oscillating is increased from 1.1 μs to 1.8 μs. However, these defects could be somewhat neutralized when considering the total damping effects. The total switching loss is reduced from 82.4 μJ to 67.1 μJ with utilization of the snubber capacitor and the ferrite ring under the condition of Vin = 303 V, IL = 6.1 A, CX = 0.68 nF.
The relative experimental data are presented in Table 2 . By comparing experimental data before and after taking relative measures, it can be said that the effectiveness of the proposed methods is experimentally verified. 
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